



# Silicon Interposer Design: Architecture through Implementation

Bill ACITO  
IC Packaging Product Engineer  
MEPTEC Nov 2012

# Silicon Interposer Design




- Today's interposer serves as a bridge between the higher density of today's die, and the IC package
- Is interposer design an IC design challenge, or a IC packaging design challenge?

# Interposer: Bridges IC and Package design

Interposer Features	“Coarse”	“Fine”
Metal Line/Space	> 5um/5um	< 1um/1um
Provider	Package house, using RDL manufacturing	Foundry, using IC manufacturing
RDL Metal	Cu	Al, Cu
RDL Thickness	3-5um	<1um
Passive Devices	Yes	Yes
Cost	Lower	Higher
Application	Low I/O Count	High I/O Count
<i>Design Rules</i>	<i>Package-Like</i>	<i>IC-Like</i>
<i>Design Tool</i>	<i>APD/SiP (EDI/VLE for Validation)</i>	<i>EDI/VLE (APD/SiP for Feasibility)</i>


# "Classic" Interposer: Virtex-7 2000T

- "Stacked Silicon Interconnect"
- 6.8 Billion transistors
- Four 28nm die on a "fine" Interposer



Source: Xilinx

# IC-Based 2.5D vs PKG-Based 2.5D



## •IC Technology-Based Solution

- Analysis include Core logic
- Design for TEST
- Timing Analysis (STA)
- Manufacturing ready DRC
- TSV implementation

## •PKG/PCB Technology-Based Solution

- System Interconnect Analysis
- System Optimization thru all domains
- Package Routing Technology
- Core areas could be Black box
- TSV proposal

# Perfect World: Interposer Design



# Reality

- Who “owns” the design (IC team, PKG team)? What tools are available?
- What design process node? Course or fine width? What geometry design rules? What IC design structures are needed (power stripes, redundant via)? What layer materials for metal and dielectric?
- Who is making the silicon? (in house, external)
- What is required for IC implementation/mask generation ?



# Why use Packaging tools for Si Interposer Planning?

- **Sorting out the optimization**

When considering fixed components on the board, the system (chip-interposer-package-board) can be optimized from the board up

- **Preliminary system analysis**

- When System route planning validates the route-ability of the system
- System Signal and Power Integrity can be analyzed early

- **Hand off the Interposer plan to IC tools**

IC Packaging tools can create a representation of a silicon interposer that includes die placement, TSV locations, and feasibility routing that can be transferred to an IC tool for final detailed implementation using IC Design rules




# Possible Interposer Flows


- Design completely in IC Design Tool
- Prototype in IC PKG design tool, Complete in IC Design
  - Use separate databases for interposer and package
  - Use one unified “substrates” database



# Common Database: Design Overview




# Interposer/Package Co-design Planning Flow




# Co-Design and System Feasibility Planning




IO Pad Ring Construction




2.5D & 3D Planning




Bump Pattern Development



Multi-Die Support



Net Management




System Connection Planning

*Single Canvas Optimization of Chip-Interposer-Package-Board*


# Die Abstract is Self-contained with ...

- IC technology information
- Library
  - I/O drivers
  - I/O pins
- Netlist
  - IC Net name inherited from Verilog
  - Flight line between bumps and I/O drivers
- Physical
  - Bumps
  - IC Cells/Pins
  - Die boundary








# Automatic Die micro-bump → Interposer C4-bump → Package Ball Connection Optimization



# Bump and Micro-Bump Assignment Optimization







Before auto-assign net



After auto-assign net




# Auto RDL Routing Feasibility




# Export Modified Bump Assignment back to IC Tool

- While optimizing bump to bump connection, micro-bump assignments in logic and memory die and C4-bump assignments in the interposer could change.
- Updated die abstract file and IO location file can be written to update floor planning in IC tool.



# Export GDSII to combine RDL routing data in IC tool



```
# This layer conversion file is used to map  
# Stream layers and their data types to SiP  
# class/subclasses.  
#[stream layer]    [data type]    [class]    [subclass]  
1                    -1            pin        SiLap  
2                    -1            via_class   Siivia23  
3                    -1            conductor   SiLap
```

Layer mapping between package & IC layout tool

# Extend Co-design into a "Single-Canvas View"

The screenshot displays the Cadence SIP Layout XL software interface. On the left, the Hierarchy Viewer shows a project structure with components like 'i1 (fbga420)'. The Component List window shows a table of components with Instance and Ref Des columns. The Signal List window shows a table of signals with Name and Phys columns. The Component Connectivity Details window shows a table of connections for component 'i1 (fbga-144-s0\_r3) - U134', with columns for Pin Name, Pin Number, Pin Type, and Signal. A large red arrow points from this window to the main layout canvas. The main canvas shows a flat view of the PCB, Package/Interposer, and IC with complex interconnectivity. The status bar at the bottom shows 'SURFACE' and 'GEN'.

- Generate netlist
- Create flat view of
  - PCB
  - Package/Interposer
  - IC
- Optimize interfaces between fabrics

# Chip Scale Review Article on System Interconnect Path Optimization



- New integrated design process concept
- Co-Design bridging of design teams
- Creates a global view and facilitates an early identification of problem areas
- System-wide co-analysis is now possible for SI, PI and timing closure prior to die fab

## Co-design Optimizes System Interconnect Paths from ASIC to Package to Board

By Real Pomerleau [Cisco Systems, Inc.] and Carlos Moll [Cadence Design Systems]

Historically, a semiconductor chip and the package and PCB that house it have all been designed independently. One design is completed and “thrown over the wall” to the next design team. Quite often, the PCB designer is challenged with the task of untangling interconnect that would

little knowledge of the overall system constraints. With such a “siloed” design, the IC package designer may be forced to deal with a die design where the padding and bump array (for flip chips) or passivation openings (for wire-bonded chips) are located sub-optimally from a packaging perspective. Package-level signals

routed underneath and straight across core—potentially causing signal and integrity problems—and parallel interfaces may have different routing—causing signal skew across the bus. Wires may be scattered around the die footprint with little regard to return paths, causing more problems. Differential signals are also sensitive to skew.

Typically, these signals should have matched physical and electrical lengths. When interface speeds, there’s enough margin to overcome such mismatches. At 10 GHz+ signaling rates, there is little margin to correct these mismatches on the PCB. Signal quality, jitter, and timing are all significant system-level challenges even with an optimized package. Trying to correct the mismatches on the board of a poorly designed package on GHz+ interface speeds is often impossible.

In power-delivery systems at the package, and board levels are designed independently by different design teams, there’s an opportunity to optimize the power network (PDN). Lack of, or poor use of package decoupling capacitors can possibly be fixed with minimal PCB decoupling for slower-board designs, but today’s high-speed systems require far better, more integrated PDN design to avoid severe problems. Separately designed PDNs at PCB, package, and die levels can cause some unexpected results once they’re coupled together. Integrated co-design of all three PDNs is clearly the right approach.

electrical and physical domains. When designs are “thrown over the wall,” the design is typically done by someone with

little knowledge of the overall system constraints. With such a “siloed” design, the IC package designer may be forced to deal with a die design where the padding and bump array (for flip chips) or passivation openings (for wire-bonded chips) are located sub-optimally from a packaging perspective. Package-level signals






Figure 1. Un-optimized connectivity between a BGA package and a connector on a PCB

### Co-Design Reduces Package Costs

Integrated co-design at the die, package, and board levels can also help reduce the IC packaging cost. ASIC packages come in two types: ceramic and organic. Ceramic packages have a large number of layers to distribute die signals, but they cost more and are generally single-sourced. In contrast, cheaper organic substrates are typically limited to fewer signal layers, complicating the efforts to break signals out of the die.


There are also practical limits to the number of PCB layers. Engineering teams often find themselves up against the maximum number of layers for a given board thickness or cost. High ASIC pin counts complicate matters because the

# IC-IPSR-PKG-PCB Optimization




Rats based Pin Assignment  
Throughout

Define routing path and sequencing




Route Instantiation




Constraint Manager (connected to SPECTRAQuasi SI Equ 14.0) [Net: I0net]

Outputs	P	o	Name	Period	Jitter	Clock 750d		Clock Skew		Interconnect Delay			Setup		Hold		
						Min	Max	Min	Max	First Switch	Final Setup	Oversize	Min	Actual	Margin	Min	Actual
System			part@laced											3.666		8.1335	
Net			NA_3	50.00				0.045000000000	0.045000000000					3.666		8.1335	
Signal Integrity			UHLB016.G25	50.00	<0.2000	3.150		0.045000000000	0.045000000000	0.588000000000	0.588000000000	0.000000000000	3.000	5.376	3.376	<0.1000	8.2978
Timing			UHLG25016.B39	50.00	0.0000	4.450		0.045000000000	0.045000000000	0.348000000000	0.348000000000	0.000000000000	1.900	4.336	3.666	0.0000	3.136
Subst/Setup Data			UHLA07016.G43	50.00	<0.2000	3.150		0.045000000000	0.045000000000	0.517000000000	0.517000000000	0.000000000000	3.000	4.889	3.889	<0.1000	8.1756
Setup/Hold			UHLG25016.A37	50.00	0.0000	4.450		0.045000000000	0.045000000000	0.713000000000	0.713000000000	0.000000000000	1.900	4.334	3.634	0.0000	3.168
Timing			NA_7	50.00				0.045000000000						3.634		8.268	
Impedance			UHLB016.G24	50.00	<0.2000	3.150		0.045000000000	0.045000000000	0.399000000000	0.399000000000	0.000000000000	3.000	5.381	3.381	<0.1000	8.2967
Max/Min Propagat			UHLG25016.B39	50.00	0.0000	4.450		0.045000000000	0.045000000000	0.309000000000	0.309000000000	0.000000000000	1.900	4.333	3.633	0.0000	3.169
Relative Propagat			NA_12	50.00				0.045000000000						3.633		8.233	
			UHLB016.F23	50.00	<0.2000	3.150		0.045000000000	0.045000000000	0.537000000000	0.537000000000	0.000000000000	3.000	5.389	3.389	<0.1000	8.2982
			UHLG25016.B39	50.00	0.0000	4.450		0.045000000000	0.045000000000	0.348000000000	0.348000000000	0.000000000000	1.900	4.338	3.638	0.0000	3.183
			NA_13	50.00				0.045000000000						3.638		8.278	
			UHLA07016.F24	50.00	<0.2000	3.150		0.045000000000	0.045000000000	0.807000000000	0.807000000000	0.000000000000	3.000	6.840	3.840	<0.1000	8.1382
			UHLB016.A33	50.00	0.0000	4.450		0.045000000000	0.045000000000	0.718000000000	0.718000000000	0.000000000000	1.900	4.371	3.671	0.0000	3.176
			NA_14	50.00				0.045000000000						3.671		8.279	
			UHLA07016.F26	50.00	<0.2000	3.150		0.045000000000	0.045000000000	0.470000000000	0.470000000000	0.000000000000	3.000	4.840	3.840	<0.1000	8.1378
			UHLB016.A35	50.00	0.0000	4.450		0.045000000000	0.045000000000	0.718000000000	0.718000000000	0.000000000000	1.900	4.365	3.665	0.0000	3.179



# System Planning & Single Canvas: Complementary Solutions



## Planner

- Lightweight, rapid prototyping environment for chip, package, board planning

Plan

Prototype


Optimize  
Interconnect

Implement

Analyze &  
Refine

## Single Canvas

- Detailed co-design with greater awareness of constraints and routability



cadence

cadence®

# Single-Canvas Extraction and Analysis

- Leverage SI analysis tools with common view
- Co-simulation of chip-package-board system view
  - n-fabrics
  - n-layers
  - Board routing, package routing, RDL routing, vias



# Package-Driven Si Interposer Benefits

## Problem

- Lack of optimization between the Silicon Interposer and adjacent fabrics adds cost to the overall system and reduces system performance

## Solution: Interposer planning

- A comprehensive system view and pin assignment optimization function will reduce the number of signal crossovers in the overall system
- System route feasibility and system SI and PI analysis validates that the Interposer will meet design specifications

## Result

- A system optimized Silicon Interposer plan that can be handed off to IC implementation tools for final manufacturing prep

**cā dence<sup>®</sup>**