

The Future of Packaging ***~ Advanced System Integration***

RELIABILITY
& TRUST


信義

MEPTEC Luncheon
June 12, 2013
Biltmore Hotel, Santa Clara, CA

Curtis Zwenger
Sr. Director, Package Development

Ron Huemoeller
SVP, Adv. Product / Platform Development

Enabling a
Microelectronic
World®



End Market % Share Summary

 	 	 		 
Communications 46%	Consumer 22%	Computing 12%	Networking 11%	Automotive & Industrial 9%
Smartphone Tablet Wireless LAN	Gaming Television Set Top Box	PC / Laptop Hard Disc Drive Peripherals	Server Router Switch	Infotainment Safety Sensors

Note: Percentages represent share of LTM 3Q12 Net Sales

New Product Technology Focus



Smartphone

- Cumulative 5.3 Billion Unit Sales from 2012-2016 (18% CAGR)⁽¹⁾
- 59% of Handsets by 2016⁽¹⁾

QUALCOMM™

TEXAS INSTRUMENTS

intel® Intel Mobile Communications

SAMSUNG

Micron

TOSHIBA



Tablet

- Cumulative 1.1 Billion Unit Sales from 2012- 2016 (27% CAGR)⁽¹⁾
- 2016 Tablet Traffic at 1.1 Exabytes per Month (Equal to Entire Global Mobile Network in 2012)⁽²⁾



Consumer Electronics

- Gaming Consoles
- "Always Connected" Devices
- Digital Home

SONY

TEXAS INSTRUMENTS

BROADCOM.

TOSHIBA

ENTROPIC communications®



Networking

- 2016 Global IP Traffic at 110 Exabytes per Month (29% CAGR from 2011)⁽²⁾
- 2016 Global Mobile Data Traffic at 11 Exabytes per Month (18-Fold Growth from 2011)⁽²⁾

LSI

ADERA

BROADCOM.

XILINX®


TEXAS INSTRUMENTS

⁽¹⁾ Gartner, Mobile Devices Forecast Update, September 2012

⁽²⁾ Cisco Visual Networking Index Forecast, Mar. 2012 and February 2012


Market Direction & Drivers


Mobile Phones and Tablets to Drive Nearly 50% of Semi Industry Growth Thru 2017 (\$43B of \$88B total)



Source: Prismark Partners. February 2013
 * Other includes Medical, Industrial, Military and Aerospace


Foundational Blocks for Advanced Integration





Interconnection Evolution (Wide Pitch to Fine Pitch)

Standard Solder Flip Chip



- Typically uses electro plated bumps redistributed in an area array format
- Mass reflow bonding
- Suited for High I/O, High Power, Very high speed, High thermal applications

Wide Pitch Cu Pillar Flip Chip



- Utilizes common wafer bumping infrastructure
- Alternative to Standard Solder FC
- Mass reflow or thermal compression bonding capability

Fine Pitch Au Stud



- Primarily developed and used in Japan
- Stud typically applied with a modified wire bonder, formed directly on the Aluminum bond pad
- Thermal sonic or compression bonding
- Stand-off defined by bump height

Fine Pitch Cu Pillar



- Compatible with standard wafer level process technologies (200/300mm)
- Bump redistribution not required
- Adaptable from wirebond designs
- Less costly for high bump densities due to the wafer level bump process




Interconnection : Fine Pitch Cu Pillar

- **Copper Pillar Platform**


- ✓ Fine pitch CSP
- ✓ Area array fine pitch BGA
- ✓ μ Bump F2F - TSV

- **Production Status**

- ✓ HVM since Q2 2010
- ✓ 40/80um 3-row CuP pitch
- ✓ 28/22nm under development
- ✓ Bonding method : TC/NCP, TC/CUF, TC/NCF



Foundational Blocks for Advanced Integration



- **Current Status**

- ✓ World's first production of fully integrated TSV package platform completed
 - “Logic dies on Si interposer” product is being produced
- ✓ Large number of customers engaged in active TSV development
- ✓ Target devices
 - Logics on Si interposer
 - Logics + memories on Si interposer
 - Memory / Memory stack
 - Memory / Logic combination



2.5D MCM Interposer Supply Chain

- **High End Products : Networking, Servers**
 - Silicon interposers ; < 2um L/S, < 15nsec latency, > 25k μ bumps per die
 - Several foundries delivering silicon interposers today
 - Others in consideration of adding capability to make use of unused assets
- **Mid Range Products : Gaming, Graphics, HDTV, Adv. Tablets**
 - Silicon or Glass interposers ; < 3um L/S, < 25nsec latency, ~10k μ bumps/die
 - Glass may provide cost reduction path in future
 - Glass interposers infrastructure still immature, but improving
- **Lower Cost Products : Lower End Tablets, Smart Phones**
 - Silicon, Glass or Laminate interposer ; < 8um L/S, low resistance, ~2k μ bumps
 - Must provide cost reduction path to enable this sector; thick copper traces
 - No laminate substrate ; So don't underestimate the reach & desire of the organic substrate manufacturers to survive

- **Sources**


- End customer choosing memory supplier
- 2 different sources today – Elpida (Micron) & Hynix

- **Logistics**


- Plan is to receive memory as ‘KGM’ on tape and reel

- **Activity**

- Multiple programs in progress with stacked memory in wide I/O format
- Shipping single die, 2 die stacks and 4 die stacks
- Most development being completed with single memory in wide I/O




Foundational Blocks for Advanced Integration




- **WLFO is now established as a viable alternative to conventional laminate-based and wafer-based packages**
- **The elimination of a conventional laminate substrate and utilization of wafer-level packaging's superior design and feature size capabilities provide many benefits for WLFO, including:**

- Increased I/O density
- Reduced form factor (including z-height)
- Improved electrical and mechanical performance
- Multi-chip capability
- Outstanding cost/performance capability
- Scalability within a heterogeneous assembly platform
- Opportunity for advanced 3D structures




Wafer Level Fan-Out Revenue Forecast



- **WLFO reached the \$100M market valuation in 2011**
- **Predicted by Yole to reach \$250M market valuation in the 2015/16 timeframe once demand moves from IDMs to fabless wireless IC players and the OSAT supply chain expands**

Wafer Level Fan-Out Wafer Forecast


Breakdown by IC type (12" equiv wafers)



- Yole's wafer forecast model predicts 30% CAGR in the 2010-2020 time frame, leading to a ~ \$1B market in 2020
- This equates to nearly 500,000 wafers shipped in 2015 and more than 2.8 billion shipped in 2020
- Time will tell if the infrastructure for this emerging package technology will be strong enough to support this anticipated demand

- **Customer Interest**


- Hybrid Packages, RF Connectivity, Audio modules & Sensor Applications




Evolution of WLFO

- Key enabling technologies for extensions into 3D

- Thru Mold Via (TMV[®])
- Fine pitch copper pillar
- CoC possum[™]



Foundational Blocks for Advanced Integration




Advanced Flip Chip Continuing to Drive Growth

- Migration to Flip Chip, 3D and Advanced Packaging Continues to Accelerate
- Driven by Strong Demand for Smartphones, Tablets, Gaming Devices, Network Infrastructure
- Enhances Device Performance, Reduces Power Consumption and Form Factors
- Higher Gross Margin and Returns Versus Wirebond



LTM 3Q12 Flip Chip & Advanced Packaging Revenue

(\$ in millions)




Non-Amkor Sources: Company Press Releases

- **Industry Direction**


- ✓ Increasing body size (>55mm BD)
- ✓ Increasing die size (>26mm)
- ✓ 32/28nm in production with 20nm qualification in progress
- ✓ Cu Pillar to enable density / pitch below 150um bump pitch
- ✓ Coreless substrates in use for 32/28nm
- ✓ Multiple die per package With die count continuing to increase




- **Next Generation of FC – CoC_{POSSUM}**
 - MEMs, Automotive, Networking




Foundational Blocks for Advanced Integration






Foundational Blocks for Advanced Integration




Advanced Packaging & Technology Integration




Adaptive Learning Required



Foundational Blocks for Advanced Integration




Amkor Advanced Package Integration




Interconnect Density & Functionality : Increasing

Package Migration to SiP - MCM Integration



2.5D MCM - CPU, GPU, Networking


- 100X Improvement in Inter-Die Bandwidth / Watt
- 50% Power Savings
- 5X Latency Reduction
- 20X denser Wire Pitch



3D - Smartphones, Tablets, Memory

- 8X Performance in Bandwidth
- 50% Power Savings
- Profile Improvement

Advanced Silicon Nodes Driving Higher Costs




- For the First Time Ever, Wafer Price Increases Eliminating Scaling Benefits at 22/20nm
- Substantial Process R&D
- Increased Equipment Costs
- Lithography Now 50% of Wafer Costs

Use Advanced Packaging to Minimize or Reduce the Number of Layers of Circuitry that Need to Be Created on the Wafer

Sources: IBS and Nvidia


SOC to 2.5D TSV MCM SiP Drivers




- **Focus Process Node Development on Specific Application Functionalities**

- ✓ Reduces complexity and mask layer count of process node
- ✓ Improves wafer yield
- ✓ Reduces wafer start cost
- ✓ Improves performance, power, and area of each application

Current / Future Tool-Box for 3D Packaging



Amkor Advanced Package Integration Roadmap



Interconnect Density & Functionality : Increasing

RELIABILITY
& TRUST

信義

Thank You!

Enabling a
Microelectronic
World®

