

**Emerging IC Packaging
Platforms for ICT Systems**
- MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation

Dr. Li Li
Distinguished Engineer
June 28, 2016

Outline

- Evolution of Internet
- The Promise of Internet of Everything (IoE)
- Technology Challenges and Potential Solutions
 - System Requirements and Key Drivers
 - Component Technology Innovation
 - Emerging IC Packaging Technology Platforms
- Summary



Evolution of Internet / The Promise of Internet of Everything (IoE)




© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public
MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016


Moore's Law & Internet: A Historical Perspective

A persevering prediction

Number of transistors in CPU*
Log scale



Economist.com



© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

Cisco VNI Forecast, 2015 – 2020

In June 2016, Cisco released the complete VNI Global IP Traffic Forecast, 2015-2020.



- By 2020, there will be nearly **4.1 billion** global Internet users (more than 52 percent of the world's population), up from 3.0 billion in 2015.
- By 2020, there will be **26.3 billion** networked devices and connections globally, up from 16.3 billion in 2015.
- Globally, the average fixed broadband connection speed will increase 1.9-fold, from 24.7 Mbps in 2015 to **47.7 Mbps** by 2020.
- Globally, IP video will represent **82 percent** of all traffic by 2020, up from 70 percent in 2015.




MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

Metcalfe's Law – The Magic of Interconnections


The Systemic Value of Compatibly Communicating Devices Grows as the Square of Their Number:




Bob Metcalfe

MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016


© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public



Technology Challenges – System Requirements and Key Drivers





Will silicon technology node scaling get us to the promise of Internet of Everything (IoE)?


 © 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public
 MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

Technology Node Scaling

Cost per transistor may start to rise



Recently announced **7nm** test chip produced by IBM Research Alliance




Source: IBM, Broadcom

MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

However, economics will likely be the key challenges to continued technology node scaling.

ASIC & Memory Bandwidth Requirements & Challenges



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public 17


Potential Solutions:


- *Component Technology Innovation*
- *Emerging IC Packaging Technologies*



© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public
 MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016 13

Drive Technology Innovation





Emerging Memory (EM) Technologies

Floating Gate 3D NAND (March 2015)


3D XPoint NVM (July 2015)

- 3X high capacity than existing NAND technologies
- Enables >10TB in a standard 2.5" SSD
- Scaling for the next decade
- 1st new memory technology in 25+ years
- 1000X faster than NAND
- 1000X endurance of NAND
- 10X denser than conventional memory


© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public
Source: Micron

Future Memory Technologies

Spin Torque Memory



Resistive Memory




- Potential long-term DRAM replacement
- Early application as a high-speed cache
- Based on electron spin at atomic level
- Flash replacement beyond 10nm
- NVM
- High-speed, low power, CMOS compatible



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

Source: Micron, IMEC


Emerging Memory Bench Marking



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016



In-Package Memory *integrating* with CPU

High Bandwidth Memory (HBM)



- High BW
 - Saving on energy/bit vs GDDR5
 - In-Package integration with CPU
- Source: SK Hynix, AMD

Hybrid Memory Cube (HMC)




- High BW
 - Saving on energy/bit vs DDR3
 - Easy of System Integration
 - High-speed serial I/O
- Source: Micron, Juniper



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016


High Performance DRAM Technology



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

Likely Industry Memory Roadmap



- Continued DRAM scaling to 1Ynm in 2017
- 3D NAND and 3D XPoint technology ramps in 2016
- 3D In-Package DRAM enablement for innovative system integration opportunities



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Confidential
Source: Micron, kitguru.net

Emerging Packaging Tech Platform



	FC-MCP	Si Interposer	Embedded Si Interposer	Organic Interposer	3D IC
Dielectric Properties	Good	Lossy	Lossy	Good	Lossy
Feature Dimensions	Down to ~ 10um L/S	BEOL interconnects	BEOL interconnects	Down to ~ 5um L/S	BEOL interconnects
CTE Mismatch	Mod. High	Excellent	Mod. High	Mod. High	Excellent
Cost	Moderate	Moderate	TBD	Moderate	High
Availability / Supply Chain	Available	Available	Development	Development	Development



From Substrate Based to Wafer Level System Integration

MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Confidential

Organic Interposer vs. Silicon Interposer


Features	Organic Interposer	Silicon Interposer
Cu Wiring (Dielectrics)	Semi-Additive Process (Polyimide)	Damascene (Oxide)
Dielectric Properties	Good	Lossy
uBump Material	Cu/Ni/SnAg etc.	Cu/Ni/SnAg etc.
uBump Size / Pitch (min)	30 / 55 um	20 / 55 um
Front Side Cu wiring Line / Space / Thickness (min)	6 / 6 / 10 um	0.5 / 0.5 / 1.0 um
Via Size in Cu Wiring Layers	20 um	1.0 um
Through Interposer Via or TSV Diameter / Pitch / Thickness	60 / 150 / 200 um	10 / 50 / 100 um
Bottom Side Cu wiring Line / Space / Thickness (min)	6 / 6 / 10 um	10 / 10 / 3um
Bottom Side Pad or Bump Size / Pitch (typical)	Ni/Au 100 / 150 um	Ni/Au etc. 100 / 150 um



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public 23

ASIC & HBM Integration with Organic Interposer




L. Li, et al, "3D SIP with Organic Interposer for ASIC and HBM DRAM Integration", IEEE 66th ECTC, Las Vegas, NV, June 3, 2016



MEPTEC, IMAPS and SEMI Lunch Meeting, June 28, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public 24

2.5D / 3D IC Landscape



Summary

- Realization of the promise of Internet of Everything relies on next generations of computing, networking and storage systems.
- Silicon performance advancement alone may not get us there as (2D) technology node scaling is becoming more costly.
- New computing architectures, emerging memory components through 3D /volume scaling and 3D IC packaging technologies will be key in future system enablement.