

Packaging Innovation for our Application Driven World

?

*

Rich Rice ASE Group March 14th , 2018

MEPTEC/IMAPS Luncheon Series

What We'll Cover

Semiconductor Roadmap Drivers

- Package Development Thrusts
- Collaboration
- Summary



What We'll Cover


Semiconductor Roadmap Drivers

- Package Development Thrusts
- Collaboration
- Summary



Semiconductor Roadmap Drivers


• Moving from Moore's Law driven to system level integration driven technologies.



Source: Yole 2.5D/3D Business Update 2017




IC and Systems Drivers Converge





Advanced Packaging Provides a Solution

• Package level homogenous and heterogeneous integration enables the next level of performance








What We'll Cover

• Semiconductor Roadmap Drivers

- Package Development Thrusts
- Collaboration
- Summary




FC BGA Technology Trends



Mobile - Fine Pitch Capability

Advantage of ETS on fine pitch





Drivers for 2.5/3D Integration

	- Canal	Y	T		
ICT & networking	High performance computing for data analytics	Consumer computing (gaming + AR/VR)	Aerospace and defense	Automotive computing	Medical computing
x	х	х	x		
×	х	×	x	×	x
×		×			
×	х		x		x
	networking X X X	ICT & networkingHigh performance computing for data analyticsXXXXXXXX	ICT & networkingHigh performance computing for data analyticsConsumer computing (gaming + AR/VR)XXXXXXXXXXXXXXX	ICT & networkingHigh performance computing 	ICT & networkingHigh performance computing for data analyticsConsumer computing (gaming + AR/VR)Aerospace and defenseAutomotive computing to defenseXXXXXXXXXXXXXXXXXXXXXXXXXXImage: Computing analyticsImage: Computing and defenseImage: Computing and defenseXXXXXXXXXXImage: Computing analyticsImage: Computing analyticsImage: Computing analyticsXXXXXXImage: Computing analyticsImage: Computing analyticsImage: Computing analyticsXImage: Computing analyticsImage: Computing analyticsImage: Computing analyticsXXXXXXImage: Computing analyticsImage: Computing analyticsImage: Computing analyticsXXXXImage: Computing analyticsImage: Computing analyticsXXXImage: Computing analyticsImage: Computing analyticsXImage: Computing analyticsImage: Computing analyticsImage: Computing analyticsXXXImage: Computing analyticsImage: Computing analyticsXXImage: Computing analyticsImage: Computing an

- Higher performance
- Increased bandwidth

Lower latency


- Reduced power consumption
- Integration of mixed nodes & functionality

Yield / cost optimization




Addressing High End Integration

2.5D IC Package Positioning



Solder Bump & Microbump Roadmap






Molded 2.5D IC


Test Vehicle			
Package Description	Package: 55x55 ASIC + HBM x4 ASIC: 26x22 mm Interposer: 36x28 mm	Package: 55x55 mm ASIC x2 ASIC: 29x18 mm (x2) Interposer: 38x31 mm	Package: 47.5x47.5 ASIC + HBM x2 ASIC: 26x19 Interposer: 30x28 mm

Production Ready






Competitive Solutions Flip Chip and Fan Out Platforms




Superior price / performance will win!






ASE Fan-out Package Platform








Wirebond Technology Is Still Advancing



- Mature
- Reliable
- Easy to use
- HUGE capacity
- Low Cost



2017





Sensor & SiP Solutions Focus





MEMS / Optical Sensors

Environment Device

Gas Sensor Temperature sensor Humidity sensor

RF Device

MEMS Oscillator RFIC RF switch

Pressure Sensors

High Resolution Barometer Tire Pressure Sensor Force Sensor

Ultrasound

Analog Microphone Digital Microphone Radar FingerPrint Gesture

Optical Devices

- Electrostatic Mirror Proximity sensor Ambient light UV sensor TOF/CIS sensor Lidar
- Pulse sensor Oximetry sensor Thermopile IR sensor Spectrum meter Gesture sensor FingerPrint

Magnetic Sensors

High Res. Compass Magnetometer Hall sensor

Low-gAccelerometer Medium-gAccelerometer Inertial Measurement Unit


Inertial Sensors

Medium-RateGyroscope High-RateGyroscope






MEMS/Sensor Tool Box



SiP Core Technologies






What We'll Cover

• Semiconductor Roadmap Drivers

- Package Development Thrusts
- Collaboration
- Summary



Collaboration – TDK and ASEEE JV



M-Series – Low Density Chip First Die Up











SiP Intelligent Design

The Next Generation of SiP Design Tool

ASE Group collaborates with Cadence on SiP-*id* solution that addresses the design/verification challenges of complex layout of advanced packages, including ultra-complex SiP, Fan-Out and 2.5D packages

Standard Design FlowOpen Design ToolFaster Design TimeAggregation wafer-, package-and
system-level design requirementYield simulation based on
design-to-volume databasevs. existing tools with
manual operationSiP-id (Intelligent Design) Platform

Advanced IC Package Design + Verification Tool from Cadence





What We'll Cover


• Semiconductor Roadmap Drivers

- Package Development Thrusts
- Collaboration
- Summary



Key Messages

- Semi growth in 2017, growing but moderating in 2018
- End applications drive very different packaging technologies
- Advancing and leveraging existing packaging platforms
- We must collaborate for success



Thank you





