

Progress and Prospects of Heterogeneous Integration at DARPA

Daniel S. Green

U.S. Defense Advanced Research Projects Agency (DARPA)

Arlington, VA

2016 Semiconductor Packaging Roadmap Symposium


San Jose, CA

14 November 2016





Heterogeneous Integration: DARPA's initial view of opportunity space



Terminology:

InP = indium phosphide, GaN = gallium nitride, SiGe = silicon germanium, ABCS = antimonide-based compound semiconductor
HBT = heterojunction bipolar transistor, HEMT = high electron mobility transistor, CMOS = complementary metal oxide semiconductor
COSMOS = Compound Semiconductor Materials on Silicon



Motivates a portfolio of investment

Parameter	Why?	Unit	← device materials →				integration
			Si	GaAs	InP ¹	GaN ²	COSMOS / DAHI
Electron Mobility	Carrier velocity	10 ³ cm ² /V·s	1.4	8.5	12	<1	InP
V_{peak}	Transit time	10 ⁷ cm/s	1	2	2.5	2.5	InP / GaN
E_{BK}	Voltage swing	10 ⁵ V/cm	5.7	6.4	4	40	GaN
E_g	Charge density	eV	1.12	1.42	0.74	3.4	GaN
κ	Heat removal	W/cm·K	1.3	0.5	0.05	2.9	GaN / Si
Maturity	Circuit complexity		Excellent	Good	OK	Limited	Si + GaN + InP (heterogeneous)
DARPA Investment			~\$100M	~\$600M	~\$200M	~\$300M	~\$180M
Programs			Portions of GRATE, ADRT, LPE, and TEAM	MIMIC	SWIFT, TFAST, THz Electronics, SMART	GaN Title III, WBGs-RF, NEXT, MPC, NJTT	COSMOS, DAHI


Materials and device parameters favor a diversity of semiconductors

1. InGaAs channel
2. SiC substrate



Progress of Heterogeneous Integration at DARPA

of Heterogeneous Interconnects



COSMOS¹:




1. Developed technology for intimate integration of III-Vs and Si.
2. Demonstrated world-record capabilities with heterogeneous circuits:
 - a. Differential amplifier gain-bandwidth
 - b. DAC SFDR
3. Clarified benefits of integration processes that:
 - a. are scalable,
 - b. use finished devices, and
 - c. leverage industry efforts.

¹Compound Semiconductor Materials on Silicon


COSMOS: Demonstrated benefits of integration of completed devices.



Diverse Accessible Heterogeneous Integration (DAHI) Foundry for Heterogeneous Integration



**Heterogeneous technology
integration in accessible foundry**




(first three-technology integration demonstrated in Jan 2015)

Heterogeneous Integration of a diverse array
of devices on a common Si CMOS platform

Goal: To establish a versatile platform of heterogeneous integration
that enables pervasive impact on DoD systems.




DAHI MPWO CMOS + InP HBT + GaN HEMT Demonstration




(3 technology integration demonstrated in Jan 2015)


Successful integration of high performance III-V technologies with CMOS.



300mm diameter Si CMOS wafer (45nm node)





DAHI integration (Dec 2015): Si (45nm), InP (TF5 HBT), GaN (GaN20 HEMT)





99.94% HIC yield
98% HBT post-integration

High foundry integration yields; test vehicles fully functional



DAC with very low digital noise (-70dBc)




Successful testing identified optimal S/H circuit for ADC (>65dB SFDR @ 2GHz)



DAHI MPW1:

Dual-Band Frequency Synthesizer Demonstrates Modularity

MPW1 Q/E Dual Band Frequency Synthesizer (36 and 72 GHz)




		Technology				
	Function	Freq (GHz)	CMOS 12SOI	InP TF4	GaN G20	GaN T3
A	Amplifier	36			✓	
	Frequency Doubler	72				✓
B	Buffer	36	✓			
C	Buffer + Amp	36	✓		✓	
	Buffer + FD	72				✓
D	VCO + Buffer + Amp	36	✓	✓	✓	
	VCO + Buffer + FD	72	✓	✓		✓
E	Frequency Synthesizer	36	✓	✓	✓	
	Frequency Synthesizer	72	✓	✓		✓

Integration of diverse device technologies enables modular functionality.



DAHI Alternate Flow: Wafer Bonding of InP and Si CMOS (Teledyne/Tezzaron)



130 nm
Si CMOS
wafer

Cu/SiO₂
wafer
bond
interface

250 nm
InP HBT
wafer






Fig. 5. Extrapolated f_i and f_{max} of $0.25 \times 4 \mu\text{m}^2$ HBT before and after integration ($V_{CE} = 1.8V$)




Fig. 6. Heterogeneous interconnection via chain resistance versus chain length.





Figure 1. Epitaxial liftoff and transfer of GaN transistor from Nb_2N/SiC .



Heterogeneous Integration Platform Options

Integration during device fabrication



Integration after device fabrication

Integration Scheme:		Monolithic Fabrication	Epitaxial Printing	Chiplet Assembly	Wafer Bonding	
COSMOS / DAHI performer		Raytheon	HRL	Northrop Grumman	Teledyne / Tezzaron	
Structure						
Performance		Yield Limited				
		Density	++	++	+	++
		Speed	++	++	+	++
		Thermal	-	-	-	-
		Low cost	-	-	+	-
		Maturity	-	-	+	-
Roadmap*	-	-	++	+		

*"Roadmap" metric indicates ease of integrating new technologies in the future.

DAHI integration (post-device fabrication) provides a platform combining density, performance, heterogeneity, and ease of integrating new technologies

Moore's Law




Faith no Moore

Selected predictions for the end of Moore's Law

Cited reason:

■ Economic limits ■ Technical limits



Sources: Press reports; *The Economist*
Economist.com

End of Moore's Law means everyone is becoming low volume



Moore's Law INCLUDES Heterogeneous Integration

It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected. The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically.

The experts look ahead

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore

Director, Research and Development Laboratories, Fairchild Semiconductor Division of Fairchild Camera and Instrument Corp.

The field of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.

Integrated circuits will lead to such wonders as better computers—or at least terminals connected to central computers—automatic controls for automobiles, and personal portable communications equipment. The electronic watch needs only a display to be feasible today.

But the biggest potential lies in the production of large systems. In telephone communications, integrated circuits in digital filters will separate channels on complex equipment. Integrated circuits will also control telephone circuits and perform data processing.

Computers will become powerful, and will be organized in completely different ways. For example, numerous kinds of integrated electronics may be distributed throughout the machine instead of being concentrated in a central section. Improved reliability made possible by circuits will allow the construction of larger probe machines able to find their way in existence today will lower costs and will usher new sensors.

As the use of linear integrated circuitry is still restricted primarily to the military, such integrated functions are expensive and not available in the variety required to make a major fraction of linear electronics. But the first applications are beginning to appear in commercial electronics, particularly in equipment which needs low-frequency amplification or small logic.

Present and future

In integrated electronics, I mean all the V's reflects which are referred to as microelectronics will as any additional ones that result in a distinction applied to the term as it evolves. Today, analogs were first investigated in the late 1950s just as to miniature electronics equipment to certainly complex electronic functions in limited minimum weight. Several approaches evolved, reasonably techniques for individual component structure and semiconductor integrated circuit approach arrived rapidly and covered each borrowed techniques from another. Many believe the way of the future to be a combination approach.

The advantages of semiconductor integrated circuitry are the improved characteristics of devices by applying such close proximity to a substrate. These advantages a technology allows developing sophisticated techniques in the use of device semiconductor devices in the past years.

Such approaches have worked well and are in equipment today.

Electronics, Volume 36, Number 8, April 19, 1965

The establishment

Integrated electronics is established today. Its techniques are almost mandatory for new military systems, since the reliability, size and weight required by some of them is achievable only with integration. Study programs in Apple, for example, have demonstrated the reliability of integrated electronics by showing that complete circuit functions are as free from failure as the best individual transistors.

Micro-computers in the commercial computer field have machines in design or in early production employing integrated electronics. These machines cost less and perform better than those which use "conventional" electronics. Instruments of various sorts, especially the rapidly increasing number employing digital techniques, are starting to use integration because it cuts costs of both manufacturing and design.

The use of linear integrated circuitry is still restricted primarily to the military. Such integrated functions are expensive and not available in the variety required to make a major fraction of linear electronics. But the first applications are beginning to appear in commercial electronics, particularly in equipment which needs low-frequency amplification or small logic.

Reliability costs

In almost every case, integrated electronics has demonstrated high reliability. Even at the present level of production—low compared to that of discrete components—it offers reduced system cost, and in many systems improved performance has been realized.

Integrated electronics will make electronic techniques more generally available throughout all of society, performing more functions that practice are done independently by other techniques or not done at all. The principal advantages will be lower costs and greatly simplified design—perhaps from a ready supply of low-cost functional packages.

For most applications, semiconductor integrated circuits will predominate. Semiconductor devices are the only reasonable candidates presently in existence for the active elements of integrated circuits. Passive semiconductor elements look attractive too, because of their potential for low cost and high reliability, but they can be used only if precision is not a prime requirement.

Silicon is likely to remain the basic material, although others will be of use in specific applications. For example, gallium arsenide will be important in integrated microwave functions. The silicon will predominate at lower frequencies because of the technology which has already evolved around it and its wide, open frequency range and relatively inexpensive starting material.

Costs and curves

Reduced cost is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate. For example, a single three-percent component is usually currently proportional to the number of components, the result of the equivalent piece of semiconductor in the equivalent package containing more components. But as components are added, the circuit yields more than compensate for the complexity, tending to make the cost per component decrease a minimum cost many times over in the cost of the technology. At present, it is reached when 50 units are used per circuit. But the minimum is rising, while the cost per circuit is falling, one graph has looked about five years, a plot of cost suggests that if mean cost per component might be expected to rise about 1,000 components per circuit (depending on functions can be produced in moderate quantities, 1) the manufacturing cost per component can be expected only a half of the present cost.


Electronics, Volume 36, Number 8, April 19, 1965

The complexity for minimum component cost contained at a size of roughly a factor of two per graph on next page). Certainly over the short term can be expected to continue. If not to increase, a longer term, the rate of increase is a bit more rapid though there is no reason to believe I'm not remain constant for at least 10 years. The reason by 1975, 100 of components per integrated circuit for minimum cost is 65,000.

I believe that such a large circuit can be built on a single chip.

Two- and four-terminal

With the dimensional reduction already being seen in integrated circuits, reduced high performance packages can be built in a matter of two thousandths of an inch square.




A two-terminal square can also contain several thousands of resistors or a few diodes. This allows at least 500 components per linear inch or a quarter million per square inch. Thus, 65,000 components need occupy only about one-tenth a square inch.

On the silicon wafers currently used, sized by an inch or more in diameter, there is ample room for such a structure if the components can be closely packed with no space wasted for interconnection patterns. This is so, since, since efforts to achieve a level of complexity above the present by using table integrated circuits are already underway among leading manufacturers, the patterns required by discrete items, such as a density of components can be achieved by present optical techniques and does not require the more exotic techniques, such as electron beam operations, which are being studied to make even smaller structures.

Increasing the yield

There is no fundamental obstacle to achieving device yields of 100%. At present, packaging costs are the most incentive to improve yields, but they can be reduced to high levels.



Electronics, Volume 36, Number 8, April 19, 1965

It is not necessary to do any fundamental operations. Only the engineering effort is needed.

There is no reason to believe that such a large circuit can be built on a single chip. Today industry integrated circuits are not such yields comparable with those obtained for individual integrated circuits, which yields were extremely low, the reason for this is not necessary to do any fundamental operations. Only the engineering effort is needed.

Heat problem

It will be possible to remove the heat generated by tens of thousands of components in a single 8-inch chip? If we could shrink the volume of a standard high-speed digital computer to that of a single 8-inch chip, the heat generated by the components themselves, would dissipate. But it would happen with integrated circuits. Since integrated electronic structures are two-dimensional, they have a surface available for cooling close to each corner of heat generation. In fact, power is added primarily to drive the various functions of the structure associated with the system. As long as a function is confined to a small area on a wafer, the amount of heat which must be driven to dissipate is small. It is possible to operate the structure at higher speed for the same power per unit area.

Day of packaging

Clearly, we will be able to build such component-crammed equipment. Now, we ask under what circumstances we should do so. The cost of making a particular system function must be rationalized. To do so, we could standardize the engineering over a wide range of items, or we could fabricate functions for the engineering of large functions so that as disproporportionately as may be done by a particular army. Perhaps newly devised design automation procedures could be used to speed up the engineering of such structures.

It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected.



G. E. Moore is one of the new breed of electronic engineers, schooled in the physical sciences rather than in electronics. He earned a B.S. degree in chemistry from the University of California and a Ph.D. degree in physical chemistry from the California Institute of Technology. He was one of the founders of Fairchild Semiconductor and has been Director of the research and development laboratories since 1959.



Moore's Law INCLUDES Heterogeneous Integration

It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected. The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically.

The experts look ahead

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 electronics may dictate systems many as 65,000 components on a single silicon chip.

By Gordon E. Moore

Director, Research and Development Laboratories, Fairchild Semiconductor Division of Fairchild Camera and Instrument Corp.

The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.

Integrated circuits will lead to such wonders as home computers—or at least terminals connected to central computers—automatic controls for automobiles, and personal portable communications equipment. The electronic wristwatch needs only a display to be feasible today.

But the biggest potential lies in the production of large systems. In telephone communications, integrated circuits in digital filters will separate channels on multiple equipment. Integrated circuits will also switch telephone circuits and perform data processing.


Computers will become powerful and will be organized in completely different ways. For example, extensive banks of integrated electronics may be distributed throughout the machine.

In addition, circuits will be used for such things as machine tools, automatic controls, and so on.

But the biggest potential lies in the production of large systems. In telephone communications, integrated circuits in digital filters will separate channels on multiple equipment. Integrated circuits will also switch telephone circuits and perform data processing.

Computers will become powerful and will be organized in completely different ways. For example, extensive banks of integrated electronics may be distributed throughout the machine.

In addition, circuits will be used for such things as machine tools, automatic controls, and so on.



The establishment

Integrated electronics is established today. Its techniques are almost standard for new military systems, since the reliability, size and weight required by some of them is achievable only with integration. Study programs in Apple, for instance, have demonstrated the reliability of integrated electronics by showing that complete circuit designs can be made for a single piece of semiconductor in the equivalent package containing more components. The as components are added, complexity yields more than compensate for the cost per component, there is a minimum cost many times greater than for the technology. At present, it is reached when 50 components are used per device. But the minimum is not

is economically justified. No barrier exists comparable to the barrier which exists in the chemical reaction, it is not even necessary to do any fundamental research or to replace present processes. Only the engineering effort is needed.

In the early days of integrated circuits, when yields were extremely low, the cost of such materials. Today ordinary integrated circuits are made with yields comparable with those obtained for individual electronic devices. The same pattern will make integrated systems economical, if other considerations make such systems desirable.

Heat problem



It'll be possible to remove the heat generated by tens of thousands of components in a single silicon chip?

If we could shrink the volume of a standard high-speed digital computer to that required for the components themselves, we would expect to glow brightly with power power dissipation. But it won't happen with integrated circuits. Since integrated electronic structures are two-dimensional, they have a surface available for cooling close to each corner of heat generation. In addition, power is radiated primarily to drive the various lines of capacitance associated with the system. As long as the function is confined to a small area on a multi-layered structure, the amount of heat which may be driven is distinctly limited. To do this, shrinking dimensions on an integrated structure makes it possible to operate the structure at higher speed for the same power per unit area.

Day of packaging

Clearly, we will not be able to build such component-crammed equipment. No, we ask under what circumstances we should do it. The cost of making a particular system function must be minimized. To do so, we could automate the engineering over and over identical items, or we could fabricate functions for the assembly of large functions so that no disproportionate cost can be borne by a particular item. Perhaps newly devised design automation procedures could be used to speed up the engineering of such systems.

It may prove to be more economical to build large




G. E. Moore is one of the new breed of electronic engineers, schooled in the physical sciences rather than in electronics. He earned a B.S. degree in chemistry from the University of California and a Ph.D. degree in physical chemistry from the California Institute of Technology. He was one of the founders of Fairchild Semiconductor and has been Director of the research and development laboratories since 1959.



The Problem: Advanced Si is Expensive...

Expensive to design at advanced nodes ...

... which some commercial products can support ...



© apple.com


Fab cost for commercial electronics amortized over **one day's** worth of iPhones

... but DoD cannot.



Fab cost for a DoD IC amortized over **entire 29-year** acquisition of JSF

Source: "Cashing in with Chips" AlixPartners Semiconductor R&D outlook report, 2014.



SEMICO Research Corporation, 2014


IP Reuse is increasingly important and shows no signs of slowing




...but Challenging for the DoD

Limited access to global pool of knowledge **and** talent

Semiconductor fabrication market



Trusted 1%



TAPO	TSMC
17 processes	>55 processes
>50 IP blocks	>8500 IP blocks

CHIPS is designed to expand the pool of IP and design resources




What is CHIPS?


Common Heterogeneous integration and IP reuse Strategies program

CHIPS will develop the **design tools and integration standards** required to demonstrate **modular electronic systems** that can leverage **the best of DoD and commercial** designs and technology.

Today – Monolithic



Tomorrow – Modular





What is CHIPS?

CHIPS will develop **design tools, integration standards, and IP blocks** required to demonstrate **modular electronic systems** that can leverage **the best of DoD and commercial** designs and technology.

Today – Monolithic

Tomorrow – Modular









Image: Intel




CHIPS enables rapid integration of functional blocks at the chiplet level

Custom chiplets


Commercial chiplets




COMM



RADAR EW



SIGINT




Adaptive filter	SerDes	SerDes
Beam forming	Beam forming	Adaptive filter
QR Decomp.	QR Decomp.	QR Decomp.



Interface Standards: Too Many? Not Enough? How to Compare?

What standards will allow CHIPS to bridge the gap?

$$\frac{\text{Gbps/mm}}{\text{Energy/bit}}$$




CHIPS challenge: make a usable interface standard



Interface Standards: Too Many? Not Enough? How to Compare?

$$\frac{\text{Gbps/mm}}{\text{Energy/bit}}$$



CHIPS challenge: make a usable interface standard




Implications: CHIPS end state vs. conventional supply chain

Commercial


DoD

CHIPS

	IP Blocks	CAD tools	Architecture	Design	Verification	Fabrication	Pkg / Test	Systems
Commercial	ARM TSMC Cadence Imagination	Cadence Mentor Graphics Synopsys	Google Apple Microsoft Samsung	Qualcomm Broadcom Apple TI Marvell	Qualcomm Broadcom Apple TI Marvell	TSMC SMIC GlobalFoun. Intel Samsung	TSMC ASE Group Amkor	Google Apple Microsoft Samsung
DoD	ARM Global Foundries	Cadence Mentor Graphics Synopsys	Raytheon Northrop Lockheed Boeing BAE	Raytheon Northrop Lockheed Boeing BAE	Raytheon Northrop Lockheed Boeing BAE	Northrop TowerJazz HRL Global Foundries	Raytheon Northrop Lockheed Boeing BAE	Raytheon Northrop Lockheed Boeing BAE
CHIPS	ARM TSMC Cadence Imagination Raytheon Northrop Lockheed Boeing BAE	Cadence Mentor Graphics Synopsys	Raytheon Northrop Lockheed Boeing BAE	 CHIPS			Northrop Novati US OSAT	Raytheon Northrop Lockheed Boeing BAE


(Note: Companies listed are examples only.)

Trusted sources for critical components





What CHIPS Means for the DOD and industry



CHIPS modularity targets the enabling of a wide range of custom solutions



Working with DARPA

Common Heterogeneous Integration and IP Reuse Strategies Broad Agency Announcement:

<https://www.fbo.gov/spg/ODA/DARPA/CMO/DARPA-BAA-16-62/listing.html>


Commercial Performer Program Announcement, DARPA-PA-17-01

<https://www.fbo.gov/spg/ODA/DARPA/CMO/DARPA-PA-17-01/listing.html>

- **What:** DARPA is looking to fund and de-risk non-incremental ideas that are beyond the standard corporate R&D roadmap.
- **Who:** Companies that have received less than \$50M in defense contracts in the past year
- **How:**
 1. Start a conversation with a Program Manager
 2. E-mail your idea to MTOProgramAnnouncement@darpa.mil
- **When:** Rolling call, open all year



CHIPS future of heterogeneous integration



Requires a lot of pieces coming together!




www.darpa.mil



GIGAOM.com



Vision for Representative Transceiver: 4+ Device Technologies




Legend:

- Si CMOS/SiGe BiCMOS
- InP HBTs/HEMTs
- GaN HEMTs
- RF MEMS/High-Q passives



DAHI Chiplet Assembly Evolving




- ✓ COSMOS: 130nm CMOS with InP HBTs
- ✓ DAHI MPW0: 65nm CMOS, Add two GaN HEMT options
- ✓ DAHI MPW1: 45nm CMOS, Add high-Q passives and InP HBT variant – fab complete (right), testing underway

45nm Si CMOS Wafer

GaN HEMT Chiplets




InP HBT Chiplets



(Second three-technology integration demonstrated in Dec 2015)



CHIPS Program – Program Summary

PHASE 1	PHASE 2	PHASE 3
Interface and IP Block Demo	Module Demo with IP Blocks	Rapid Module Upgrade
 <p>Integration platform Interface demo</p>	<p>Full system IP reuse demo</p> 	 <p>Reconfigured demo</p>

TA1 Modular Digital Systems

- | | | |
|--|---|---|
| <ul style="list-style-type: none"> • Modularize existing digital design via interface standard. • Critical design review for standards at 8-month mark. • Demonstrate functional IP blocks. | <ul style="list-style-type: none"> • Demonstrate functional digital design. • Cost + design cycle analysis. • Present design for Phase3. | <ul style="list-style-type: none"> • Demonstrate rapid upgradability. • Cost + design cycle analysis comparing CHIPS module versus a monolithic implementation. |
|--|---|---|

TA2 Modular Analog Systems

- | | | |
|--|--|--|
| <ul style="list-style-type: none"> • Modularize existing analog design via interface standard. • Review design and interface at the 8-month mark. • Demonstrate interconnect performance. | <ul style="list-style-type: none"> • Integrate blocks into PLIC. • Analyze against SoA for performance, unit cost, NRE, and turnaround time. • Develop business model for modular analog ecosystem. | <ul style="list-style-type: none"> • Demonstrate rapid assembly of new PLICs. • Analyze against SoA for performance, unit cost, NRE, and turnaround time. • Cost / development time analysis of CHIPS PLIC vs MMIC. |
|--|--|--|

TA3 Supporting Technologies

- Design Tools, Assembly Methods, IP in support of TA1 and/or TA2 tasks and metrics



What do we plan to spend? and When?

- **Anticipated Funding Available for Award:** DARPA anticipates a funding level of approximately \$70M for the CHIPS program.
- **Anticipated individual awards** – Multiple awards in each Technical Area are anticipated.
- **Anticipated funding type** - 6.2 and/or 6.3
- **Types of instruments that may be awarded** – Procurement contract, grant, cooperative agreement or other transaction.

Important Dates	
Proposers Day	21-Sep-2016
BAA Release (est.)	26-Sep-2016
Abstracts Due*	26-Oct-2016
FAQ Deadline*	23-Nov-2016
Proposals Due*	7-Dec-2016
Program Kick-Off*	Mar-2017

*Dates are a function of actual BAA release date.



www.darpa.mil



Conventional Assembly Has Attractive Features for HI ... But Isn't Keeping Up on Pitch and Performance





Image: EETimes

- Flexible heterogeneous integration
- Quick design / manufacturing turn
- Coarse pitch
- Lower performance

- Monolithic process
- Long design / manufacturing turns
- Fine pitch
- Higher performance




Image: IBM

Need to combine speed and flexibility of packaging with pitch and performance of advanced heterogeneous device technology.





Conventional Assembly Has Attractive Features for HI ... But Isn't Keeping Up on Pitch and Performance



Need to combine speed and flexibility of packaging with pitch and performance of advanced heterogeneous device technology.




Diverse Accessible Heterogeneous Integration (DAHI) Foundry for Heterogeneous Integration



Heterogeneous Integration of a diverse array of devices on a common Si CMOS platform

Heterogeneous technology integration in accessible foundry





(first three-technology integration demonstrated in Jan 2015)

Image: Northrop Grumman

Goal: To establish a versatile platform of heterogeneous integration that enables pervasive impact on DoD systems.



CHIPS Summary



Important Dates	
Proposers Day	21-Sep-2016
BAA Release (est.)	26-Sep-2016
Abstracts Due*	26-Oct-2016
FAQ Deadline*	23-Nov-2016
Proposals Due*	7-Dec-2016
Program Kick-Off*	Mar-2017




TA1	Modular Digital Systems
TA2	Modular Analog Systems
TA3	Supporting Technologies



*Dates are a function of actual BAA release date.

Questions: DARPA-BAA-16-62@darpa.mil



CHIPS Program – Structure and Timing

PHASE 1	PHASE 2	PHASE 3
Interface and IP Block Demo	Module Demo with IP Blocks	Rapid Module Upgrade
 Integration platform Interface demo	Full system IP reuse demo 	 Reconfigured demo





CHIPS Program - Metrics


CHIPS Program Metrics			
Metric	Phase 1	Phase 2	Phase 3
Design level			
IP reuse (1)	> 50% public IP blocks	> 50% public IP blocks	> 50% public IP blocks
Modular design (2)	—		> 80% reused, > 50% prefabricated IP
Access to IP (3)	> 2 sources of IP	> 2 sources of IP	> 3 sources of IP
Heterogeneous integration (4)	> 2 technologies	> 2 technologies	> 3 technologies
NRE reduction (5)	—	> 50%	>70%
Turnaround time reduction (5)	—	> 50%	>70%
Performance Benchmarks (performer defined)	—	>95% benchmark	>100% benchmark
Digital Interfaces			
Data rate (scalable) (6)	10 Gbps	10 Gbps	10 Gbps
Energy efficiency (7)	< 1 pJ/bit	< 1 pJ/bit	< 1 pJ/bit
Latency (7)	≤ 5 nsec	≤ 5 nsec	≤ 5 nsec
Bandwidth density	> 1000 Gbps/mm	> 1000 Gbps/mm	> 1000 Gbps/mm
Analog interfaces			
Insertion loss (across full bandwidth)	< 1 dB	< 1 dB	< 1 dB
Bandwidth	≥ 50 GHz	≥ 50 GHz	≥ 50 GHz
Power Handling	≥ 20 dBm	≥ 20 dBm	≥ 20 dBm

Notes:


1. Public IP is defined as IP blocks available through commercial vendors or shared among performers.
2. Reuse is defined as existing or previously designed IP that is re-implemented into the current system. Prefabricated IP is defined as IP blocks already physically instantiated.
3. Valid sources of IP must be those that are outside of the performer team.
4. Various Silicon process nodes, RF passives, or compound semiconductor devices.
5. The non-recurring engineering (NRE) cost and turnaround time will be compared against a benchmark design.
6. Minimum bus/lane data rate and should be capable of scaling to higher data rates.
7. Performance relating to transferring data between chiplets compared against a benchmark design.





TA1: Modular Digital Systems




Arrays at Commercial Timescales (ACT)




Unconventional Processing of Signals for Intelligent Data Exploitation (UPSIDE)




Targets modular circuits that leverage digital interfaces.



Intelligent Computing Algorithm Development



Cortical Processor



Semiconductor Technology Advanced Research Network (STARnet)

Looking for designs that:

- Leverage modular interface
- Reuse existing IP
- Are DoD relevant

Includes:

- Analog/Mixed signal circuits with digital interface
- non-DARPA designs

Others: CLASS, Mobile Hotspots, MFRF, ViSAR, ELASTx, ...

Don't need to start from scratch!

RF Unit Cell






Image: NRL

Modular Devices



Modular Signal Blocks



Seeks to realize modular pseudolithic microwave integrated circuits:

- Leverage modular building blocks
- Demonstrate performance into mm-Wave regime
- Develop sustainable attractive business models


Balance granularity with accessibility, reusability and cycle time

- Design tools
 - Heterogeneous integration
 - Modular design flows
- Assembly methods
 - Fine pitch
 - Small device handling / testing
 - Multi-device technology processing
- IP blocks


Sample Digital IP

Processor	Interface	Memory
Image signal	SerDes	Controller
Audio signal	USB	DRAM
Digital signal	PCIe	SRAM
Compression		Flash
GPU		
CPU		
Machine Learning		


Design Tools



Assembly Methods



Fine pitch interconnects



Heterogeneous integration

Images: Northrop Grumman

Sample Analog IP

Amplifiers	Passives
LNA	Filters
DAC / ADC	PMIC
Envelope Tracker	Transistor Unit Cell
Mixer	PLL

Key challenge will be alignment to TA1 and TA2



Non-CHIPS Developments





Technology NOT germane to CHIPS:

- New device technologies
- Wholly new circuits
- Security specific processes (e.g. obscuration, split fabrication)

Focus is on making modularity work!



Propelled by Standards and Modularity: Electronics Industry Built via Integration on PCBs



"Printed circuit board" invented by Paul Eisler.

Early PCB demo in a radio.

First HVM PCBs enable proximity fuze during WWII.

Patent to US Army for PCB assembly.

IPC (Institute for Printed Circuits) founded; standards follow.

Multi-layer PCB invented.

Surface Mount Technology on PCBs revolutionizes manufacturing.

HDI / Microvia technology enables further integration.


First package-on-package standard from JEDEC

DoD jump-start



1936 1941 1943 1956 1957 1960 1980s 1995 2006

PCB industry sees steady expansion with DoD origins, standardization, and technology development.

Global PCB Revenue (\$M)




Computers, smartphones, and tablet sales: 1975-2011







Heterogeneous Integration: Bridging the Gap




DAHI MPW0




DAHI MPW1




Package-based:
Mature and flexible,
but not scalable




Advanced PCB




MEMS + ASIC



PoP memory




Stacked die (WB)



Processor + memory PoP

Interposer-based:
Scalable and flexible




2.5D Si interposer


Technologies Integrated

Interconnect Pitch


TSV / Wafer-scale:
Immature or not well-suited
for Heterogeneous Integration




Monolithic 3D NAND



Processor + memory TSV



F2F wafer-bond



NAND/DRAM TSV




Image sensor TSV

DAHI creates integration capabilities beyond current advanced interconnect technologies.




Looking Ahead: Enabling **Rapid** Heterogeneous Technology Uptake



Design Advances


- Modular design concepts
- Interconnect standards
- Advancing CMOS nodes
- Integration-enabled design techniques

Emerging Technologies




Polystrata High-Q passives



PCM switches



Graphene mixers



Revolutionary RF/mixed signal systems



Platform gives ability to rapidly add technologies as they are developed